FUSION DESIGN PLATFORM
Fusion Compiler
The singular RTL-to-GDSII digital
implementation solution.
IC Compiler II
The industry leading place
and route solution.
RTL Architect
The industry’s first physically-aware
RTL analysis, exploration, and optimization
system with signoff technology integration.
TestMAX
Test and diagnosis capabilities for all digital,
memory and analog portions of a
semiconductor device.
Design Compiler
NXT
Next-generation design
compiler.
Formality / ECO
A new way of doing
functional ECOs.
PrimeECO
The industry’s first signoff-driven
ECO closure solution.
PrimeTime
The industry standard for timing
and signal integrity analysis
and signoff.
PrimePower
RTL to signoff power analysis.
PrimeShield
Improve design robustness and
silicon lifecycle efficiency.
StarRC
The EDA industry’s gold
standard for parasitic
extraction.
IC Validator
The industry leading
physicalverification.
RH Fusion
In-design power integrity
analysis and fixing.
Signoff Fusion
The golden solution for leading-edge chip
designs.
Test Fusion
Achieve optimal PPA results, faster.
Better PPA with the world’s 1st
AI application for chip design.
Better PPA with RTL-to-Signoff
flow in the cloud.
Hover for more details